10/100 Ethernet PHY IP, UMC 0.18um MS process
Overview
10/100 Base-TX Fast Ethernet PHY, UMC 0.18um MMC process.
Technical Specifications
Foundry, Node
UMC 180nm MS
UMC
Pre-Silicon:
180nm
Related IPs
- DDR3/ DDR3L Combo PHY IP - 1600Mbps (Silicon Proven in UMC 40LP)
- 128x1 Bits OTP (One-Time Programmable) IP, UMC 0.18um 1.8V/5V BCD Process
- SMIC 0.18um Low Leakage Process
- MIPI C-PHY-D-PHY Combo PHY IP on TSMC 28nm HPC+
- 25G LL MAC /PCS Ethernet IP for FPGA
- High performance 8-bit micro-controller with 256 bytes on-chip Data RAM, three 16-bit timer/counters, and two 16-bit dptr; 0.25um UMC Logic process.