10/100 Base-TX Fast Ethernet PHY; SMIC 40nm LL
Overview
SP-10_100_Ethernet-S40LL is a single-port DSP-based Fast Ethernet Transceiver. It contains all the active circuitry required to convert data stream to and from a Media Access Control (MAC) and to and from the physical media. It supports 100Base-TX and 10BASE-T networks over twisted-pair cable in full-duplex or half-duplex mode. Both the Media Independent Interface (MII) and Reduced Media Independent Interface (RMII) are supported.
Key Features
- SMIC 40nm logic Low Leakage Process
- Power Supply: 1.1V and 3.3V
- Minimum metal requirement: 7 metal layers
- Operating Temperature: -40oC~125oC
- Power consumption (100Base-TX) less than 140mW
- Fully IEEE 802.3 10/100 Base-TX compliant and supports EEE
- Integrated MDI termination resistors
- Supports MII and RMII interfaces
- Design for Testability with extensive testability feature and 95% fault coverage
- Programmable loopback mode for diagnostic
- Supports programmable LED output for different applications and power on LED Self-Test
- Supports 24M/25M/27M REFCLK clock sources
- Supports WOL (Wake-On-Lan) functionality
Technical Specifications
Foundry, Node
SMIC 40nm LL
Maturity
Mass Production
SMIC
In Production:
40nm
LL
Related IPs
- 10/100 Base-TX Fast Ethernet PHY; TSMC 55nm GP
- Fast Ethernet 10/100 802.3 MAC with IEEE 1588 PTP Support
- DDR2/DDR3/DDR3L/LPDDR/LPDDR2/LPDDR3 6 in one combo IO with auto calibration - 40nm LL
- 25G LL MAC /PCS Ethernet IP for FPGA
- Single port 10/100 Fast Ethernet Transceiver - TSMC12nm FFC
- USB 3.0 PHY in SMIC (110nm, 65nm, 40nm)