1.8V Sub-LVDS Receiver 650Mbps; UMC 28nm HPC process
Overview
1.8V Sub-LVDS Receiver 650Mbps; UMC 28nm HPC process
Technical Specifications
Foundry, Node
UMC 28nm
UMC
Pre-Silicon:
28nm
HLP
,
28nm
HPC
,
28nm
HPM
,
28nm
LP
Related IPs
- CMM lane operating from 1.25G~8G ,UMC 28nm HPC Process
- Analog part of TX+RX lane operating at 1.25G~8Gbps , UMC 28nm HPC Process
- MIPI C-PHY-D-PHY Combo PHY IP on TSMC 28nm HPC+
- Camera Sub-LVDS Receiver
- MIPI C-PHY V1.1 TSMC 28nm HPC+
- High performance 8-bit micro-controller with 256 bytes on-chip Data RAM, three 16-bit timer/counters, and two 16-bit dptr; 0.25um UMC Logic process.