Synopsys Inter-Integrated Circuit (I2C) I/O library is used for two wire interfaces to connect low-speed devices like EEPROM, A/D, and D/A converters and microcontrollers on the same bus. It is designed for higher I/O voltage supply with support for low core voltage and includes fail-safe and fail-tolerance options.
The following operating modes are supported:
Standard Mode: 100 kHz
Fast Mode: 400 kHz
Fast-Plus Mode: 1 MHz
High-Speed Mode: 3.4 MHz
1.8V/3.3V I2C in GF (12nm)
Overview
Key Features
- Input Schmitt trigger
- Compliance with I2C-bus specification and User Manual–April4, 2014, with I2C operating modes
- Filter of 50 ns for Spike rejection
- Automotive G1/G2 supported, ASIL-B certified
- Silicon validated IP
- ESD: 2KV HBM, 500V(up to 7A) CDM, Latchup: +/-100mA @ 150C
- Designed to support multiple metal stack options
- Support for flip-chip & wirebond packaging
Technical Specifications
Foundry, Node
GF 12nm - LP
Maturity
Available on request
Availability
Available
GLOBALFOUNDRIES
Pre-Silicon:
12nm
Related IPs
- 1.8V/3.3V Switchable GPIO With 3.3V I2C Open Drain & Analog in 22nm
- 1.8V and 3.3V Radiation-Hardened GPIOs with Optimized LDO in GF 12nm LP/LP+
- Full Radiation-Hardened ESD Library in GF 12nm LP/LP+
- I2C Controller IP – Slave, SCL Clock only, principally for configuring registers in mixed-signal ICs with low noise or low power requirements
- I2C Controller IP – Slave, SCL Clock, Parameterized FIFO, APB Bus. For low power requirements in I2C Slave Controller interface to CPU
- 1.8V/3.3V Switchable GPIO With 5V I2C Open Drain & Analog in 16/12nm