0.9V/1.8V 9Bits 125MSPS Pipelined ADC; UMC 28nm HPC+, LowK, Logic Process
Overview
0.9V/1.8V 9Bits 125MSPS Pipelined ADC; UMC 28nm HPC+, LowK, Logic Process
Technical Specifications
Foundry, Node
UMC 28nm Logic/Mixed_Mode HPC+
UMC
Pre-Silicon:
28nm
HLP
,
28nm
HPC
,
28nm
HPM
,
28nm
LP
Related IPs
- CMM lane operating from 1.25G~8G ,UMC 28nm HPC Process
- Analog part of TX+RX lane operating at 1.25G~8Gbps , UMC 28nm HPC Process
- 11-bit SAR ADC - TSMC 28nm HPC+
- Low-power, high-speed 11-bit, 8 GSPS SAR ADC - TSMC 28nm HPC+
- Single Port SRAM Compiler IP, UMC 65nm SP process
- MIPI C-PHY-D-PHY Combo PHY IP on TSMC 28nm HPC+