Wireless communication standards for the Internet of Things
Cees Links, GreenPeak
EDN (February 25, 2015)
This white paper provides an overview of the most important contenders around the IoT Wireless Communication Standards. We are looking at wireless networking technologies.
For the sake of argument and to keep it simple, I have left out the cellular standards, although we do recognize that they do play an important role in the IoT (and the so-called M2M business). I also left out RFID, which can be quite useful for the IoT for security purposes, but is less contentious as it is more an electronic bar code replacement instead of doing real (two-way) communication as such.
Also for simplicity we have left out the proprietary pseudo standards like ANT+, Z-Wave and EnOcean, for the simple reason that, like other “non-standard” proprietary standards, in the long run, they will not be able to survive against industry accepted international standards.
These IoT connectivity solutions can be split up into three horizontal (combinations of) layers:
1. the Physical/Link Layer (“the connector”)
2. the Network/Transport Layer (“the wireless cable”)
3. the Application Layer (“who is doing what to whom”)
To read the full article, click here
Related Semiconductor IP
- Sine Wave Frequency Generator
- CAN XL Verification IP
- Rad-Hard GPIO, ODIO & LVDS in SkyWater 90nm
- 1.22V/1uA Reference voltage and current source
- 1.2V SLVS Transceiver in UMC 110nm
Related White Papers
- Low-Power wireless sensor networks for the Internet of Things
- Next Generation Wireless IP for the Internet of Things
- Using sub-gigahertz wireless for long range Internet of Things connectivity
- Paving the way for the next generation of audio codec for True Wireless Stereo (TWS) applications - PART 5 : Cutting time to market in a safe and timely manner
Latest White Papers
- OmniSim: Simulating Hardware with C Speed and RTL Accuracy for High-Level Synthesis Designs
- Balancing Power and Performance With Task Dependencies in Multi-Core Systems
- LLM Inference with Codebook-based Q4X Quantization using the Llama.cpp Framework on RISC-V Vector CPUs
- PCIe 5.0: The universal high-speed interconnect for High Bandwidth and Low Latency Applications Design Challenges & Solutions
- Basilisk: A 34 mm2 End-to-End Open-Source 64-bit Linux-Capable RISC-V SoC in 130nm BiCMOS