Wireless communication standards for the Internet of Things
Cees Links, GreenPeak
EDN (February 25, 2015)
This white paper provides an overview of the most important contenders around the IoT Wireless Communication Standards. We are looking at wireless networking technologies.
For the sake of argument and to keep it simple, I have left out the cellular standards, although we do recognize that they do play an important role in the IoT (and the so-called M2M business). I also left out RFID, which can be quite useful for the IoT for security purposes, but is less contentious as it is more an electronic bar code replacement instead of doing real (two-way) communication as such.
Also for simplicity we have left out the proprietary pseudo standards like ANT+, Z-Wave and EnOcean, for the simple reason that, like other “non-standard” proprietary standards, in the long run, they will not be able to survive against industry accepted international standards.
These IoT connectivity solutions can be split up into three horizontal (combinations of) layers:
1. the Physical/Link Layer (“the connector”)
2. the Network/Transport Layer (“the wireless cable”)
3. the Application Layer (“who is doing what to whom”)
To read the full article, click here
Related Semiconductor IP
- HBM4 PHY IP
- Ultra-Low-Power LPDDR3/LPDDR2/DDR3L Combo Subsystem
- HBM4 Controller IP
- IPSEC AES-256-GCM (Standalone IPsec)
- Parameterizable compact BCH codec
Related Articles
- Low-Power wireless sensor networks for the Internet of Things
- Next Generation Wireless IP for the Internet of Things
- Using sub-gigahertz wireless for long range Internet of Things connectivity
- Paving the way for the next generation of audio codec for True Wireless Stereo (TWS) applications - PART 5 : Cutting time to market in a safe and timely manner
Latest Articles
- A 14ns-Latency 9Gb/s 0.44mm² 62pJ/b Short-Blocklength LDPC Decoder ASIC in 22FDX
- Pipeline Stage Resolved Timing Characterization of FPGA and ASIC Implementations of a RISC V Processor
- Lyra: A Hardware-Accelerated RISC-V Verification Framework with Generative Model-Based Processor Fuzzing
- Leveraging FPGAs for Homomorphic Matrix-Vector Multiplication in Oblivious Message Retrieval
- Extending and Accelerating Inner Product Masking with Fault Detection via Instruction Set Extension