Ensuring software quality & reliability with configuration & change management
By Kim H. Pries from Stoneridge and Jon M. Quigley from Volvo 3P electrical
Embedded.com (04/29/09, 01:29:00 AM EDT)Configuration management is a fundamental product development process. In fact, we would say "you don't know what you are doing if you don't know what you have;" that is, you don't have much of an organization if you don't know what your product is or the resources that are available.
We know from experience in various companies that an optimally running configuration management program will reduce erroneous fault reports and will also stream line test times. Manufacturing firms with good configuration management systems bring their part numbers and product releases under control.
In general, the enterprise is completely dependent on robust configuration management, whether the product is software, firmware, or hardware. Sending the customer the incorrect version of a product is a quick way to become a "de-sourced" supplier.
The Purpose of Configuration Management
Not only that, but we can have straightforward traceability of function and feature growth over specification revisions as well as over content--hardware and software--delivery. Throughout the process (Figure 1, below), we can always clearly identify changes, execute pre-release containment, and identify compatible components within a system.

Figure 1. Configuration Management Process
To read the full article, click here
Related Semiconductor IP
- HBM4 PHY IP
- Ultra-Low-Power LPDDR3/LPDDR2/DDR3L Combo Subsystem
- HBM4 Controller IP
- IPSEC AES-256-GCM (Standalone IPsec)
- Parameterizable compact BCH codec
Related Articles
- IP Configuration Management with Abstract Parameterizations
- High Quality IP creation through Efficient Packaging and Multiple Configuration Testing
- Comprehensive Change Management for SoC Design
- Hardware Configuration Management and why it's different than Software Configuration Management
Latest Articles
- A 14ns-Latency 9Gb/s 0.44mm² 62pJ/b Short-Blocklength LDPC Decoder ASIC in 22FDX
- Pipeline Stage Resolved Timing Characterization of FPGA and ASIC Implementations of a RISC V Processor
- Lyra: A Hardware-Accelerated RISC-V Verification Framework with Generative Model-Based Processor Fuzzing
- Leveraging FPGAs for Homomorphic Matrix-Vector Multiplication in Oblivious Message Retrieval
- Extending and Accelerating Inner Product Masking with Fault Detection via Instruction Set Extension