Right-Sizing Your Cryptographic Processing Solution
By Synopsys
The cornerstone of all security solutions that deal with confidentiality, integrity and authentication is cryptography. Cryptography is a complex math problem used to help create security applications. Algorithms vary for different applications and are used for specific purposes. The common cryptographic algorithms are symmetric block ciphers for confidentiality, hash functions for integrity, and public key cryptography for authentication. Performance requirements for these operations range widely depending on the specific application and market. Implementation and runtime costs for meeting these requirements vary even widely.
In this white paper we investigate different cryptography implementation options and trade-offs, describe the measurable parameters, and analyze examples. We introduce and use the new EEMBC SecureMark™ benchmark for these measurements. This benchmark was developed under the umbrella of EEMBC by an industry consortium chaired by Synopsys. It provides an accurate, reliable tool to compare the efficiency of cryptography implementations for several security profiles quickly and equitably.
To read the full article, click here
Related Semiconductor IP
- LPDDR6/5X/5 PHY V2 - Intel 18A-P
- MIPI SoundWire I3S Peripheral IP
- LPDDR6/5X/5 Controller IP
- Post-Quantum ML-KEM IP Core
- MIPI SoundWire I3S Manager IP
Related White Papers
- ARChitect Processor Configurator: The Power of Configurable Processing At Your Fingertips
- Tutorial: Enhance Your Signal Processing Toolbox with Complex Notation
- Making your UWB solutions ''Future Proof''
- This Isn't Your Father's JTAG Anymore
Latest White Papers
- Attack on a PUF-based Secure Binary Neural Network
- BBOPlace-Bench: Benchmarking Black-Box Optimization for Chip Placement
- FD-SOI: A Cyber-Resilient Substrate Against Laser Fault Injection—The Future Platform for Secure Automotive Electronics
- In-DRAM True Random Number Generation Using Simultaneous Multiple-Row Activation: An Experimental Study of Real DRAM Chips
- SPAD: Specialized Prefill and Decode Hardware for Disaggregated LLM Inference