Right-Sizing Your Cryptographic Processing Solution
By Synopsys
The cornerstone of all security solutions that deal with confidentiality, integrity and authentication is cryptography. Cryptography is a complex math problem used to help create security applications. Algorithms vary for different applications and are used for specific purposes. The common cryptographic algorithms are symmetric block ciphers for confidentiality, hash functions for integrity, and public key cryptography for authentication. Performance requirements for these operations range widely depending on the specific application and market. Implementation and runtime costs for meeting these requirements vary even widely.
In this white paper we investigate different cryptography implementation options and trade-offs, describe the measurable parameters, and analyze examples. We introduce and use the new EEMBC SecureMark™ benchmark for these measurements. This benchmark was developed under the umbrella of EEMBC by an industry consortium chaired by Synopsys. It provides an accurate, reliable tool to compare the efficiency of cryptography implementations for several security profiles quickly and equitably.
To read the full article, click here
Related Semiconductor IP
- ReRAM NVM in DB HiTek 130nm BCD
- UFS 5.0 Host Controller IP
- PDM Receiver/PDM-to-PCM Converter
- Voltage and Temperature Sensor with integrated ADC - GlobalFoundries® 22FDX®
- 8MHz / 40MHz Pierce Oscillator - X-FAB XT018-0.18µm
Related Articles
- ARChitect Processor Configurator: The Power of Configurable Processing At Your Fingertips
- Tutorial: Enhance Your Signal Processing Toolbox with Complex Notation
- This Isn't Your Father's JTAG Anymore
- Reconfiguring Design -> Reconfigurable computing aims at signal processing
Latest Articles
- An FPGA-Based SoC Architecture with a RISC-V Controller for Energy-Efficient Temporal-Coding Spiking Neural Networks
- Enabling RISC-V Vector Code Generation in MLIR through Custom xDSL Lowerings
- A Scalable Open-Source QEC System with Sub-Microsecond Decoding-Feedback Latency
- SNAP-V: A RISC-V SoC with Configurable Neuromorphic Acceleration for Small-Scale Spiking Neural Networks
- An FPGA Implementation of Displacement Vector Search for Intra Pattern Copy in JPEG XS