Efficient I2C Bus debug using Mixed Signal Oscilloscopes
Dave Pereles, Tektronix
embedded.com (October 7, 2012)
Version 4.0 of the Inter-IC (I2C) bus is widely used in embedded system designs, and has been used for communications and control applications in thousands of integrated circuits.
What’s also still widely used is manual measurement and debug, in part because engineers assume that since I2C has been around for a long time, there’s little to go wrong. The trouble comes when there’s a need to trigger bus commands using manual decode.
I2, I2C, or “I squared C”, stands for Inter-Integrated Circuit. It was originally developed by Philips Semiconductor in the early 1980s to provide a low-cost way of connecting controllers to peripheral chips, and has since evolved into a worldwide standard for communication between devices in embedded systems.
The simple two-wire design has found its way into an extensive cross section of chips including I/O, A/Ds, D/As, temperature sensors, microcontrollers and microprocessors from numerous leading chipmakers including Analog Devices, Atmel, Cyprus, Freescale, Infineon, Intel, Maxim, Microchip, NXP, Silicon Labs, ST Microelectronics, Texas Instruments, Xicor, and many others.
To read the full article, click here
Related Semiconductor IP
- 1.8V/3.3V GPIO With I2C Compliant ODIO in GF 55nm
- I2C protocol Controller
- UART to I2C Bridge Controller
- I2C Slave Serial Interface Controller
- I2C Master Serial Interface Controller
Related White Papers
- Analog & Mixed Signal IC Debug: A high precision ADC application
- Modeling and Verification of Mixed Signal IP using SystemVerilog in Virtuoso and NCsim
- Mixed Signal SoC Applications
- It Takes tools to Raise a Programmable Mixed Signal SOC
Latest White Papers
- OmniSim: Simulating Hardware with C Speed and RTL Accuracy for High-Level Synthesis Designs
- Balancing Power and Performance With Task Dependencies in Multi-Core Systems
- LLM Inference with Codebook-based Q4X Quantization using the Llama.cpp Framework on RISC-V Vector CPUs
- PCIe 5.0: The universal high-speed interconnect for High Bandwidth and Low Latency Applications Design Challenges & Solutions
- Basilisk: A 34 mm2 End-to-End Open-Source 64-bit Linux-Capable RISC-V SoC in 130nm BiCMOS