Scalable architectures for high-bandwidth Ethernet line cards
Nilam Ruparelia, Altera Corporation
EETimes (1/10/2011 12:50 PM EST)
As more consumers receive streaming video in various formats over the Internet, demand for bandwidth continues to increase. However, consumers watching streaming movies via their Xbox or Wii, or viewing YouTube on their computers, are not paying more for the additional gigabits they download each month watching these video feeds. This is one of many factors fueling the demand for higher bandwidth while yielding lower price per gigabit of bandwidth.
Thanks to its scale and cost advantages, Ethernet continues to thrive in such environments. Historically, Ethernet has evolved with the promise of ten times the bandwidth at two-and-half times the cost of the previous speed. For example, Gigabit Ethernet started ramping up in PCs and enterprise switches in 2003 when the cost of a 1 Gb port came down to about 2.5x of the cost of a fast Ethernet port. Transition from a 1 Gb port to a 10 Gb port in enterprise and carrier networks has been underway since 2008 as the cost of a 10 Gb port for servers and switches continues to decrease.
To read the full article, click here
Related Semiconductor IP
- HBM4 PHY IP
- Ultra-Low-Power LPDDR3/LPDDR2/DDR3L Combo Subsystem
- MIPI D-PHY and FPD-Link (LVDS) Combinational Transmitter for TSMC 22nm ULP
- HBM4 Controller IP
- IPSEC AES-256-GCM (Standalone IPsec)
Related Articles
- Mapping LMS Adaptive Filter IP Core to Multiplier-Array FPGA Architecture for High Channel-Density VOIP Line Echo Cancellation
- SoC integration changes face of high-speed line cards
- On the Thermal Vulnerability of 3D-Stacked High-Bandwidth Memory Architectures
- Reconfiguring Design -> C-based architecture assembly supports custom design
Latest Articles
- A 14ns-Latency 9Gb/s 0.44mm² 62pJ/b Short-Blocklength LDPC Decoder ASIC in 22FDX
- Pipeline Stage Resolved Timing Characterization of FPGA and ASIC Implementations of a RISC V Processor
- Lyra: A Hardware-Accelerated RISC-V Verification Framework with Generative Model-Based Processor Fuzzing
- Leveraging FPGAs for Homomorphic Matrix-Vector Multiplication in Oblivious Message Retrieval
- Extending and Accelerating Inner Product Masking with Fault Detection via Instruction Set Extension