H.264 decoder test takes careful planning
(08/21/2006 9:00 AM EDT), EETimes
The testing of advanced video decoders is a daunting task, considering the greater complexity and nonlinearity of H.264 compared with MPEG-2. Decoding depends on numerous contexts and states that one would be very unlikely to encounter through random interoperability testing.
For starters, context-adaptive binary arithmetic coding, one of the most important improvements in H.264, is also its most complex. Hundreds of context models must be tested for proper initialization, derivation and updating. Any error will produce an incorrect binarization of one or more syntax elements. Detailed, systematic tests are needed to cover the possible combinations. The results need to be clearly displayed and documented so that this complex decoding block can be debugged.
Less-sophisticated testing techniques involve decoding, capturing and comparing tens of thousands of frames of data against decoded references or checksums, whereas more advanced tools amplify and propagate results to a few verification screens. Unless the results are specifically amplified, most of the capture-and-compare test plans also fail when images are resized or sent through a display processor.
The easiest tools to use are those where the reference is built into the stream, giving a clear pass/fail verification screen for every test. Many of these streams even support visual verification, so that completed systems can be judged without having to attach probes or capture equipment.
To read the full article, click here
Related Semiconductor IP
- H.264 Decoder
- AVC (H.264) CABAC Encoder IP Core
- H.264 (AVC) CABAC Decoder IP Core
- H.264 Encoder
- Scalable Ultra-High Throughput H.264 Encoder − Full Motion Estimation
Related White Papers
- Testable SoCs : Test flow speeds up MP3 decoder development to eight weeks
- Test engineers must join ASIC flow early
- SoC Test and Verification -> Modular ASICs ease test problems
- SoC Test and Verification -> Testing mixed-signal Bluetooth designs
Latest White Papers
- How Next-Gen Chips Are Unlocking RISC-V’s Customization Advantage
- Efficient Hardware-Assisted Heap Memory Safety for Embedded RISC-V Systems
- Automatically Retargeting Hardware and Code Generation for RISC-V Custom Instructions
- How Mature-Technology ASICs Can Give You the Edge
- Exploring the Latest Innovations in MIPI D-PHY and MIPI C-PHY