Project maps ARM core variability at 32-nm
Peter Clarke, EETimes
9/21/2010 7:11 AM EDT
LONDON – A European collaborative research project has spent 2.5 years and 4.45 million euro (about $5.8 million) performing a characterization of an ARM926 core for the statistical variability that is inherent at the 32-nm manufacturing process node.
The project, called Reality for short and "Reliable and variability tolerant system-on-a-chip design in more-moore technologies" in full, was set up in 2008 to address issues around design for variability, which becomes increasingly significant at geometries below 32-nm.
To read the full article, click here
Related Semiconductor IP
- PUF FPGA-Xilinx Premium with key wrap
- ASIL-B Ready PUF Hardware Premium with key wrap and certification support
- ASIL-B Ready PUF Hardware Base
- PUF Software Premium with key wrap and certification support
- PUF Hardware Premium with key wrap and certification support
Related News
- Legend Announces Software Tool for Semiconductor Process Optimization, Verification and Statistical Characterization
- Renesas Technology Adopts Stratosphere Solutions' StratoPro-STX Variability Characterization Platform for 45nm
- Synopsys and Silicon Metrics Deliver Memory Characterization Solution for System-on-Chip Design
- TSMC Adopts Sequence Design Interconnect Modeling Intellectual Property for Technology Characterization
Latest News
- SEMI Reports Typical Q1 2025 Semiconductor Seasonality with Potential for Atypical Shifts Due to Tariff Uncertainty
- Siemens to bring advanced timing constraint capabilities to EDA design flow with Excellicon acquisition
- Alchip Among the First with NVIDIA NVLink Fusion Design Infrastructure
- Marvell and NVIDIA to Provide Custom Solutions for Advanced AI Infrastructure
- NVIDIA Unveils NVLink Fusion for Industry to Build Semi-Custom AI Infrastructure With NVIDIA Partner Ecosystem