Project maps ARM core variability at 32-nm
Peter Clarke, EETimes
9/21/2010 7:11 AM EDT
LONDON – A European collaborative research project has spent 2.5 years and 4.45 million euro (about $5.8 million) performing a characterization of an ARM926 core for the statistical variability that is inherent at the 32-nm manufacturing process node.
The project, called Reality for short and "Reliable and variability tolerant system-on-a-chip design in more-moore technologies" in full, was set up in 2008 to address issues around design for variability, which becomes increasingly significant at geometries below 32-nm.
To read the full article, click here
Related Semiconductor IP
- Simulation VIP for Ethernet UEC
- Bluetooth® Low Energy 6.2 PHY IP with Channel Sounding
- Simulation VIP for UALink
- General use, integer-N 4GHz Hybrid Phase Locked Loop on TSMC 28HPC
- JPEG XL Encoder
Related News
- Legend Announces Software Tool for Semiconductor Process Optimization, Verification and Statistical Characterization
- Renesas Technology Adopts Stratosphere Solutions' StratoPro-STX Variability Characterization Platform for 45nm
- Synopsys and Silicon Metrics Deliver Memory Characterization Solution for System-on-Chip Design
- TSMC Adopts Sequence Design Interconnect Modeling Intellectual Property for Technology Characterization
Latest News
- Mixel MIPI IP Integrated into Automotive Radar Processors Supporting Safety-critical Applications
- GlobalFoundries and Navitas Semiconductor Partner to Accelerate U.S. GaN Technology and Manufacturing for AI Datacenters and Critical Power Applications
- VLSI EXPERT selects Innatera Spiking Neural Processors to build industry-led neuromorphic talent pool
- SkyWater Technology and Silicon Quantum Computing Team to Advance Hybrid Quantum-Classical Computing
- Dnotitia Revolutionizes AI Storage at SC25: New VDPU Accelerator Delivers Up to 9x Performance Boost