IP Catalog > Memory Controller

memory controller IP

Filter
Filter

Login required.

Sign in

Login required.

Sign in

Login required.

Sign in

Search (1,275)
Compare 1,275 IP from 125 vendors (1 - 10)
  • HBM Memory Controller
    • Low latency, high bandwidth
    • Supports HBM or DDRx memory types
    • 16 parallel access channels
    • Multi, independent internal queues
    Block Diagram -- HBM Memory Controller
  • HBM4 Memory Controller
    • Supports HBM4 memory devices
    • Supports all standard HBM4 channel densities (up to 32 Gb)
    • Supports up to 10 Gbps/pin
    • Refresh Management (RFM) support
    • Maximize memory bandwidth and minimizes latency via Look Ahead command processing
    • Integrated Reorder functionality
    Block Diagram -- HBM4 Memory Controller
  • GDDR7 Memory Controller
    • Supports up to 40 Gbps per pin operation
    • 2.5 GHz CK4 clock
    • 1.25 GHz controller clock
    • Internal data path 32x memory width (i.e. 256 bits for 8-bit memory)
    • Optimized for high efficiency and low latency across a wide range of traffic scenarios (random/sequential, short/long bursts, etc.)
    • Optimized command sequence for highest bus utilization including per-bank refresh scheduling: single queue structure handles look-ahead activates/ precharges and read/write ordering for minimal latency
    Block Diagram -- GDDR7 Memory Controller
  • DDR2 & DDR3 Fault Tolerant Memory Controller
    • Configurable to have multiple AHB ports with concurrent accesses to different memory banks
    • 96-, 64- or 32-bits interface towards SDRAM
    Block Diagram -- DDR2 & DDR3 Fault Tolerant Memory Controller
  • LPDDR5X DDR Memory Controller
    • JEDEC LPDDR5X/LPDDR5 devices compatible
    • Data rates up to 8533Mbps
    • Multiple ARM AMBA AXI4/AHB/APB & Custom interfaces
    Block Diagram -- LPDDR5X DDR Memory Controller
  • DDR3 SDRAM Memory Controller
    • Supports DDR3 SDRAM memory devices on AMD-Xilinx 7 Series FPGAs
    • Size optimized – ideal for low cost 7 Series FPGAs (Artix-7, Spartan-7)
    Block Diagram -- DDR3 SDRAM Memory Controller
  • NAND Flash Memory Controller with DMA
    • ONFI 4.0 support
    • BCH EDAC with up to 60 bits correction capacity per 1024 bytes chunks of data
    • Randomization of memory data
    • Basic timeout based SEFI detection and reporting
    Block Diagram -- NAND Flash Memory Controller with DMA
  • HBM3 Memory Controller
    • High Bandwidth Memory (HBM) DRAM controller
    • Supports AXI 4.0 port
    • Supports DFI1: 2
    • Supports BL8
×
Semiconductor IP