Trilinear Technologies IP

Filter
Filter
Compare 6 IP from 1 vendors (1 - 6)
  • MST Topology Management Stack
    • DisplayPort 1.4/2.0 compliant
    • Fully portable embedded C
    • Auto enumeration and stream management
  • HDCP Encryption-Decryption Engine
    • Real-time encryption/decryption
    • 8k compression available for select applications
    • Low gate count and low latency implementation
    • Supports HDCP 1.3 and 1.4
    Block Diagram -- HDCP Encryption-Decryption Engine
  • Display Stream Compression (DSC 1.2) Encoder
    • VESA DSC 1.2 Compliant
    • Capable of encoding up to 4K video at 30fps in FPGA and ASIC
    • 8K compression available for select applications
    Block Diagram -- Display Stream Compression (DSC 1.2) Encoder
  • Display Stream Compression (DSC 1.2) Decoder
    • VESA DSC 1.2 Compliant
    • Capable of decoding 4K video at 30fps in FPGA and ASIC
    • Decode 8K video at 30fps in ASIC applications
    Block Diagram -- Display Stream Compression (DSC 1.2) Decoder
  • DisplayPort Transmitter Link Controller
    • Silicon proven on multiple ASIC and FPGA processes with multiple PHY partners.
    • 1, 2 or 4 pixels per input cycle, supporting up to 16K resolution input per source
    • 1.62-8.1Gbps link rate across 1,2, or 4 lanes
    • SST or MST operation
    Block Diagram -- DisplayPort Transmitter Link Controller
  • DisplayPort Receiver Link Controller
    • Silicon proven on multiple ASIC and FPGA processes
    • Capable of operating without a host CPU in low complexity applications
    • Horizontal and vertical video delimiter signals with 1, 2 or 4 pixels per output cycle, supporting up to 16K resolution output; deep color and HDR support
    • 1.62 to 8.1 Gbps link rate across 1, 2, or 4 lanes
    Block Diagram -- DisplayPort Receiver Link Controller
×
Semiconductor IP