MIPI CCS IP
Filter
Compare
759
IP
from 55 vendors
(1
-
10)
-
MIPI SoundWire Slave Controller 1.2
- MIPI SoundWire®Slave Controller, typically integrated into audio DSP/Codecs or directly into audio peripherals such as Microphones and Amplifiers used in smart phones, tablets and mobile PCs.
- The IP when integrated provides SoundWire, a new audio interface to connect to Master typically embedded in Application Processor or Audio Codecs.
-
MIPI SoundWire Master Controller 1.2
- Compliant with MIPI SoundWire specification version 1.2
- Configurable number of Data Ports Configurable Direction – Source or Sink
- Implements clock gearbox with programmable frequency divider
- Implements SoundWire Bus Clock Stop and WakeUp detection
-
MIPI SLIMbus Software Stack
- Compliant with MIPI SLIMbus® Specification version 1.01
- Portability in choice of OS, processors and hardware
- Easy-to-use interface for applications
- Fully documented generic interface API
-
MIPI M-PHY® 3.1 Analog Transceiver
- The M-PHYs are of Type 1, which apply to UFS, LLI and CSI-3 protocols.
- The Multi-gear M-PHY 3.0 consists of analog transceivers, high speed PLL, data recovery units as well as the state-machine control — all in a single GDSII.
- The interface to the link protocol-specific controller (host or device) is compliant to the M-PHY RMMI specification, which allows seamless integration of the two IPs, namely the controller and the PHY, into the chip design.
-
MIPI D-PHY v2.1 IP Core
- Compliant to MIPI® Alliance Standard for D-PHY specification Version 2.1
- Supports D-PHY 1.1 synchronous transfer mode at high speed mode with a bit rate of 80-1500 Mb/s without deskew calibration
- Supports DPHY 1.2 for 1500 – 2500 Mb/s with deskew calibration.
-
MIPI D-PHY Analog Transceiver IP Core
- The MIPI D-PHY Analog Transceiver IP Core is fully compliant with the D-PHY specification version 1.1.
- It supports the MIPI® Camera Serial Interface (CSI-2) and Display Serial Interface (DSI) protocols at speeds up to 1.5Gbps per lane.
- It is a Universal PHY that can be configured as a transmitter, receiver, or transceiver.
-
Combination MIPI CPHY-DPHY Analog Interface
- The MIPI C-PHY V1.2 improves throughput over a bandwidth-limited channel, allowing more data without an increased signaling clock.
- It is intended to be used for camera interface (CSI-2 v1.3) and display interface (DSI-2 v1.0).
- The signaling interface uses a 3-phase transceiver that encodes 3-bit symbols over 3 wires
-
MIPI CPHY v1.1 Analog Interface
- The MIPI CPHY V1.1 improves throughput over a bandwidth-limited channel, allowing more data without an increased signaling clock.
- It is intended to be used for camera interface (CSI-2 v1.3) and display interface (DSI-2 v1.0).
- The signaling interface uses a 3-phase transceiver that encodes 3-bit symbols over 3 wires. This is different from the two-wire differential “lane” used in D-PHY.
-
MIPI LLI Controller
- The LLI Controller connects two chips together to create a single “virtual chip”, with both chips sharing the same memory.
- This is achieved by the low latency from the “companion” chip to the memory interface of the host chip.
-
MIPI I3C Total IP Solution
- The MIPI I3CⓇ Total IP solution is a seamless integration of MIPI I3CⓇ controller, MIPI I3CⓇ PHY I/O, and MIPI I3CⓇ software stack.
- The MIPI I3CⓇ Total IP solution is a simplified, backward compatible with I2C, scalable, and cost-effective interface.
