HBM controller IP

Filter
Filter

Login required.

Sign in

Login required.

Sign in

Login required.

Sign in

Compare 45 IP from 15 vendors (1 - 10)
  • HBM Memory Controller
    • Low latency, high bandwidth
    • Supports HBM or DDRx memory types
    • 16 parallel access channels
    • Multi, independent internal queues
    Block Diagram -- HBM Memory Controller
  • Verification IP for HBM
    • HBM VIP is a comprehensive memory VIP solution portfolio for high bandwidth memory (HBM), targeting a new standard in memory performance, density, power consumption, and cost.
    • HBM VIP is intended for SoC and memory control ler designers who employ external HBM modules and PHY developers to ensure both comprehensive verification and protocol and timing compliance.
    Block Diagram -- Verification IP for HBM
  • Simulation VIP for HBM
    • Speed (MHz)
    • 1800MHz (3.6 Gbps/pin)
    • Device Density
    • Supports a wide range of device densities from 1Gb to 24Gb
    Block Diagram -- Simulation VIP for HBM
  • HBM 3 Verification IP
    • Compliant to JEDEC HBM SDRAM Specification versionJESD235A.
    • Supports Legacy and Pseudo Channel Mode.
    • Supports connection to any HBM Memory Controller IPcommunicating with a JESD235A compliant HBM Memory Model.
    • Available in all Stack memory size from 8 Gb to 32 Gb (8Channels/Stack).
    Block Diagram -- HBM 3 Verification IP
  • HBM3 V2 Solution enabling access to HBM3 Controller and HBM3 PHY in TSMC N3E
    • JEDEC HBM 3.0 DRAM
    • DFI 5.0 compliant interface to HBM3 PHY
    • Multiport Arm® AMBA® interface (4 AXI AXI™) with managed QoS or single-port host interface, per pseudo-channel
    • Data rates up to 6.4 Gbps (DFI 1:1:2) (1.6GHz controller clock)
    Block Diagram -- HBM3 V2 Solution enabling access to HBM3 Controller and HBM3 PHY in TSMC N3E
  • HBM3 Solution enabling access to HBM3 Controller in TSMC N5 1.2V
    • JEDEC HBM 3.0 DRAM
    • DFI 5.0 compliant interface to HBM3 PHY
    • Multiport Arm® AMBA® interface (4 AXI AXI™) with managed QoS or single-port host interface, per pseudo-channel
    • Data rates up to 6.4 Gbps (DFI 1:1:2) (1.6GHz controller clock)
    Block Diagram -- HBM3 Solution enabling access to HBM3 Controller in TSMC N5 1.2V
  • HBM3 Solution enabling access to HBM3 Controller and HBM3 PHY in TSMC N5 1.2V
    • JEDEC HBM 3.0 DRAM
    • DFI 5.0 compliant interface to HBM3 PHY
    • Multiport Arm® AMBA® interface (4 AXI AXI™) with managed QoS or single-port host interface, per pseudo-channel
    • Data rates up to 6.4 Gbps (DFI 1:1:2) (1.6GHz controller clock)
    Block Diagram -- HBM3 Solution enabling access to HBM3 Controller and HBM3 PHY in TSMC N5 1.2V
  • HBM4 Memory Controller
    • Supports HBM4 memory devices
    • Supports all standard HBM4 channel densities (up to 32 Gb)
    • Supports up to 10 Gbps/pin
    • Refresh Management (RFM) support
    • Maximize memory bandwidth and minimizes latency via Look Ahead command processing
    • Integrated Reorder functionality
    Block Diagram -- HBM4 Memory Controller
  • USB3.2 PHY & Controller
    • USB is the ubiquitous interconnect standard of choice for a wide range of computing and consumer applications
    • Innosilicon provides a comprehensive set of software drivers to support commonly used USB peripherals
    • In addition, our established USB ecosystem—comprising USB silicon suppliers, design IP houses, and verification and testing vendors—helps reduce development and production costs for USB host and peripheral manufacturers
    Block Diagram -- USB3.2 PHY & Controller
  • PCIe 5.0/4.0/3.0 PHY & Controller
    • Innosilicon’s PCIe 5.0 IP solutions combine high-performance controllers and PHYs, fully compliant with PCIe 5.0/4.0/3.0, and PIPE specifications
    • These solutions deliver exceptional performance, low latency, power efficiency, and unparalleled flexibility, making them ideal for enterprise computing, storage networks, automotive, and I/O connectivity applications
    •  
    Block Diagram -- PCIe 5.0/4.0/3.0 PHY & Controller
×
Semiconductor IP