HBM 4 IP

Filter
Filter

Login required.

Sign in

Login required.

Sign in

Login required.

Sign in

Compare 98 IP from 21 vendors (1 - 10)
  • HBM Synthesizable Transactor
    • Supports 100% of HBM protocol standard JESD235, JESD235A, JESD235B, JESD235C and JESD235D.
    • Supports all the HBM commands as per the specs
    • Supports all types of timing and protocol violation detection
    • Supports burst length of 2 and 4
    Block Diagram -- HBM Synthesizable Transactor
  • HBM Memory Model
    • Supports HBM memory devices from all leading vendors.
    • Supports 100% of HBM protocol standard JESD235, JESD235A, JESD235B, JESD235C and JESD235D.
    • Supports all the HBM commands as per the specs.
    • Supports programmable clock frequency of operation.
    Block Diagram -- HBM Memory Model
  • HBM Assertion IP
    • Specification Compliance
    • Supports HBM memory devices from all leading vendors.
    • Supports 100% of HBM protocol standard JESD235, JESD235A, JESD235B, JESD235C and JESD235D.
    • Supports all the HBM commands as per the specs.
    Block Diagram -- HBM Assertion IP
  • HBM 3 Verification IP
    • Compliant to JEDEC HBM SDRAM Specification versionJESD235A.
    • Supports Legacy and Pseudo Channel Mode.
    • Supports connection to any HBM Memory Controller IPcommunicating with a JESD235A compliant HBM Memory Model.
    • Available in all Stack memory size from 8 Gb to 32 Gb (8Channels/Stack).
    Block Diagram -- HBM 3 Verification IP
  • HBM2E PHY&Controller
    • Compliant with JESD235C HBM2E, up to 3200Mbps
    • Compliant with DFI 3.1 Specifications (dfi_clk_1x : wdqs = 1:2)
    • Support up to 8 Channel with 128 DQ width + Optional ECC pin support/channel
    • Support command and DQ parity
  • High Performance HBM, HBM3 Memory Controller
    • DRAM Supports
    • High Performance
    • Low Power Consumption
    Block Diagram -- High Performance HBM, HBM3 Memory Controller
  • HBM DFI Synthesizable Transactor
    • Compliant with DFI version 4.0 or 5.0 Specifications.
    • Supports HBM devices compliant with JEDEC HBM DRAM Standard JESD235, JESD235A, JESD235B and JESD235C.
    • Supports all Interface Groups.
    • Supports Write Transactions with Data mask
    Block Diagram -- HBM DFI Synthesizable Transactor
  • HBM DFI Verification IP
    • Compliant with DFI version 4.0 or 5.0 Specifications.
    • Supports HBM devices compliant with JEDEC HBM DRAM Standard JESD235, JESD235A, JESD235B and JESD235C.
    • Supports all Interface Groups.
    • Supports Write Transactions with Data mask
    Block Diagram -- HBM DFI Verification IP
  • HBM DFI Assertion IP
    • Specification Compliance
    • Compliant with DFI version 4.0 or 5.0 Specifications.
    • Supports HBM devices compliant with JEDEC HBM DRAM Standard JESD235, JESD235A, JESD235B and JESD235C.
    • Supports all Interface Groups.
    Block Diagram -- HBM DFI Assertion IP
  • 1.8V general purpose I/O for 4nm FinFET
    • Enable higher voltage operation, beyond the foundry IO levels
    • Easily replace existing I/O cells
    • Integrated scalable ESD protection
    • Bias circuit can be shared with multiple I/Os
    Block Diagram -- 1.8V general purpose I/O for 4nm FinFET
×
Semiconductor IP