IP Catalog > HBM 4

HBM 4 IP

Filter
Filter

Login required.

Sign in

Login required.

Sign in

Login required.

Sign in

Search (118)
Compare 118 IP from 20 vendors (1 - 10)
  • HBM 4 Verification IP
    • The HBM4 Verification IP provides an effective & efficient way to verify the components interfacing with HBM interface of an ASIC/FPGA or SoC.
    • The HBM4 VIP is fully compliant with Standard HBM Version JESD270-4 specifications from JEDEC.
    • This VIP is a light weight VIP with easy plug-and-play interface so that there is no hit on the design time and the simulation time.
    Block Diagram -- HBM 4 Verification IP
  • HBM Synthesizable Transactor
    • Supports 100% of HBM protocol standard JESD235, JESD235A, JESD235B, JESD235C and JESD235D.
    • Supports all the HBM commands as per the specs
    • Supports all types of timing and protocol violation detection
    • Supports burst length of 2 and 4
    Block Diagram -- HBM Synthesizable Transactor
  • HBM Memory Model
    • Supports HBM memory devices from all leading vendors.
    • Supports 100% of HBM protocol standard JESD235, JESD235A, JESD235B, JESD235C and JESD235D.
    • Supports all the HBM commands as per the specs.
    • Supports programmable clock frequency of operation.
    Block Diagram -- HBM Memory Model
  • HBM Assertion IP
    • Specification Compliance
    • Supports HBM memory devices from all leading vendors.
    • Supports 100% of HBM protocol standard JESD235, JESD235A, JESD235B, JESD235C and JESD235D.
    • Supports all the HBM commands as per the specs.
    Block Diagram -- HBM Assertion IP
  • HBM 3 Verification IP
    • Compliant to JEDEC HBM SDRAM Specification versionJESD235A.
    • Supports Legacy and Pseudo Channel Mode.
    • Supports connection to any HBM Memory Controller IPcommunicating with a JESD235A compliant HBM Memory Model.
    • Available in all Stack memory size from 8 Gb to 32 Gb (8Channels/Stack).
    Block Diagram -- HBM 3 Verification IP
  • Simulation VIP for HBM
    • Speed (MHz)
    • 1800MHz (3.6 Gbps/pin)
    • Device Density
    • Supports a wide range of device densities from 1Gb to 24Gb
    Block Diagram -- Simulation VIP for HBM
  • HBM DFI Synthesizable Transactor
    • Compliant with DFI version 4.0 or 5.0 Specifications.
    • Supports HBM devices compliant with JEDEC HBM DRAM Standard JESD235, JESD235A, JESD235B and JESD235C.
    • Supports all Interface Groups.
    • Supports Write Transactions with Data mask
    Block Diagram -- HBM DFI Synthesizable Transactor
  • HBM DFI Verification IP
    • Compliant with DFI version 4.0 or 5.0 Specifications.
    • Supports HBM devices compliant with JEDEC HBM DRAM Standard JESD235, JESD235A, JESD235B and JESD235C.
    • Supports all Interface Groups.
    • Supports Write Transactions with Data mask
    Block Diagram -- HBM DFI Verification IP
  • HBM DFI Assertion IP
    • Specification Compliance
    • Compliant with DFI version 4.0 or 5.0 Specifications.
    • Supports HBM devices compliant with JEDEC HBM DRAM Standard JESD235, JESD235A, JESD235B and JESD235C.
    • Supports all Interface Groups.
    Block Diagram -- HBM DFI Assertion IP
  • 1.8V Capable GPIO on Samsung Foundry 4nm FinFET
    • The 1.8V capable GPIO is an IP macro for on-chip integration. It is a 1.8V general purpose I/O built with a stack of 1.2V MOS FINFET devices. It is controlled by 0.75V (core) signals.
    • Supported features include core isolation, output enable and pull enable. Extra features such as input enable/disable, programmable drive strength and pull select, can be supported upon request.
    Block Diagram -- 1.8V Capable GPIO on Samsung Foundry 4nm FinFET
×
Semiconductor IP