FireCore GPLink IP
Filter
Compare
2
IP
from 1 vendors
(1
-
2)
-
1394B I/O
- Single-chip solution: The PHY IP can be combined with Link Layer IPs, creating smaller solutions. Additional components can be added to create a System On Chip (SOC) solution.
- Flexible number of ports: Commercially available PHY chips have a fixed number of ports which for small peripherals is often overkill. On the other hand, host adapter would likely benefit from 3 or more ports and a hub could even have more than that. For a PHY based on FPGA technology, the user can customize the number of ports as required.
- Optional debug and test features: Optionally the user can include debug and test features like BERT (Bit Error Rate Test) Low level data monitoring and recording
- Field-upgradable: The used FPGAs are field upgradable thus allowing the addition new features or bug fixes, even if the device is already in the field.
-
1394b FPGA Link Layer Controller
- Complete IP solution combining FireLink® Basic and FireGate
- IEEE-1394-2008 Beta
- Supports S100-S3200 transfer rates
- Minimal Footprint