DDR5 SDRAM IP

Filter
Filter

Login required.

Sign in

Login required.

Sign in

Login required.

Sign in

Compare 43 IP from 5 vendors (1 - 10)
  • MRDIMM DDR5 & DDR5/4 PHY & Controller
    • The DDR IP Mixed-Signal MRDIMM DDR5 PHY and DDR5/4 Combo PHY provide turnkey physical interface solutions for ICs requiring access to JEDEC compatible SDRAM or MRDIMM/ RDIMM/ LRDIMM/ UDIMM DDR5 devices
    • It is optimized for low-power and high-speed applications with robust timing and small silicon area
    • It supports all JEDEC DDR5/4 SDRAM components in the market
    Block Diagram -- MRDIMM DDR5 & DDR5/4 PHY & Controller
  • Simulation VIP for DDR5 DIMM
    • DIMM Types
    • DDR5 UDIMM, RDIMM, and LRDIMM
    • Size
    • 32Gb, 64Gb, and 128Gb
    Block Diagram -- Simulation VIP for DDR5 DIMM
  • Simulation VIP for DDR5
    • Speeds
    • 3200, 3600, 4000, 4400, 4800, 5200, 5600, 6000, and 6400
    • Density
    • 8Gb, 16Gb, 24Gb, 32Gb, and 64Gb
    Block Diagram -- Simulation VIP for DDR5
  • DDR5 RDIMM Verification IP
    • The DDR5 RDIMM Verification IP provides an effective & efficient way to verify the components interfacing with DDR5 RDIMM interface of an ASIC/FPGA or SoC.
    • The DDR5 RDIMM VIP is fully compliant with Standard DDR5 specification from JEDEC.
    • This VIP is a light weight with an easy plug-and-play interface so that there is no hit on the design time and the simulation time.
    Block Diagram -- DDR5 RDIMM Verification IP
  • DDR5 LRRDIMM Verification IP
    • Compliant to JEDEC DDR5 SDRAM Specification, Data Buffer & RCD Specification.
    • Supports connection to any DDR5 Memory Controller IP communicating with a JEDEC compliant DDR5 Memory Model.
    • Supports configurable SDRAM addressing of different sizes (x4, x8 and x16).
    • Available in all memory sizes up to 64 Gb.
    • Supports for all speed-grades/speed-bins.
    Block Diagram -- DDR5 LRRDIMM Verification IP
  • DDR5 Verification IP
    • Compliant to JEDEC DDR5 SDRAM Specification.
    • Supports connection to any DDR5 Memory Controller IP communicating with a JEDEC compliant DDR5 Memory Model.
    • Supports configurable SDRAM addressing of different sizes (x4,x8 and x16).
    • Available in all memory sizes from upto 64 Gb.
    Block Diagram -- DDR5 Verification IP
  • DDR5 PHY - TSMC N5
    • Supports JEDEC standard DDR5 and DDR4 SDRAMs
    • High-performance DDR PHY supporting data rates up to 8400 Mbps
    • PHY independent, firmware-based training using an embedded calibration processor
    • Supports up to 4 trained states/ frequencies with <3μs switching time
    Block Diagram -- DDR5 PHY - TSMC N5
  • DDR5 PHY - TSMC N4P
    • Supports JEDEC standard DDR5 and DDR4 SDRAMs
    • High-performance DDR PHY supporting data rates up to 8400 Mbps
    • PHY independent, firmware-based training using an embedded calibration processor
    • Supports up to 4 trained states/ frequencies with <3μs switching time
    Block Diagram -- DDR5 PHY - TSMC N4P
  • DDR5 PHY - TSMC N3P
    • Supports JEDEC standard DDR5 and DDR4 SDRAMs
    • High-performance DDR PHY supporting data rates up to 8400 Mbps
    • PHY independent, firmware-based training using an embedded calibration processor
    • Supports up to 4 trained states/ frequencies with <3μs switching time
    Block Diagram -- DDR5 PHY - TSMC N3P
  • DDR5 MRDIMM2 PHY - TSMC N3P
    • Supports JEDEC standard DDR5 and DDR4 SDRAMs
    • High-performance DDR PHY supporting data rates up to 8400 Mbps
    • PHY independent, firmware-based training using an embedded calibration processor
    • Supports up to 4 trained states/ frequencies with <3μs switching time
    Block Diagram -- DDR5 MRDIMM2 PHY - TSMC N3P
×
Semiconductor IP