DDR3 SDRAM Controller IP
Filter
Compare
84
IP
from 12 vendors
(1
-
10)
-
DDR3 SDRAM Controller
- Support for all LatticeECP3 “EA” devices
- Interfaces to Industry Standard DDR3 SDRAM components and modules compliant with JESD79-3, DDR3 SDRAM Standard
- Interfaces to DDR3 SDRAM at speeds up to 400 MHz / 800 Mbps in -8 speed grade devices
- Supports memory data path widths of -8, -16, -24, -32, -40, -48, -56, -64 and -72 bits
-
DDR3 SDRAM Controller
- Supports industry standard Double Data Rate (DDR2 and DDR3) SDRAM.
- Pipeline access allows continuous data bursting and hidden command execution.
- Page hit detection supports fast column access and multiple open banks.
- High speed implementation with standard DFI support for hard DDR PHY.
-
DDR3 SDRAM Controller IP with advance feautures package
- Supports DDR3 protocol standard JESD79-3F Specification.
- Compliant with DFI-version 2.0 or higher Specification.
- Supports all the DDR3 commands as per the specs. Supports up to 16 AXI ports with data width upto 512 bits.
- Supports controllable outstanding transactions for AXI write and read channels
-
DDR3 SDRAM Memory Controller
- Supports DDR3 SDRAM memory devices on AMD-Xilinx 7 Series FPGAs
- Size optimized – ideal for low cost 7 Series FPGAs (Artix-7, Spartan-7)
-
DDR 4/3 Memory Controller IP - 2400MHz
- Support s DDR 4 /DDR3 SDRAM
- 16 bit s width , Single Channel DDR 4 /DDR3 SDRAM Interface .
- 16 bits for per channel, could support 2 x8 bits DDR3, but could not support 2 x8 bits DDR4.
- Memory Clock up to 6 66 MHz, DFI Clock up to 666 MHz .
-
LPDDR2 SDRAM Controller
- Support for industry-standard DDR, DDR2, and DDR3 SDRAM devices and modules
- Look-ahead bank management
-
DDR2 SDRAM Controller for UniPHY
- Support for industry-standard DDR, DDR2, and DDR3 SDRAM devices and modules
- Look-ahead bank management