I2C IP
Welcome to the ultimate I2C IP hub! Explore our vast directory of I2C IP
All offers in
I2C IP
Filter
Compare
120
I2C IP
from 29 vendors
(1
-
10)
-
SPD5118 Hub Controller IP
- Time saving and Easy to integrated in your SoC
- Compliance as per JEDEC specification
-
120dB PDM-to-PCM Digital Microphone Interface
- SNR 122dB; DR 121dB
- PDM (pulse-density modulated) Input
- PCM (pulse-code modulated) output
-
105dB PCM-to-PDM Stereo Converter
- SNR 105dB
- PCM (pulse-code modulated) Input
- PDM (pulse-density modulated) Output
-
Open-drain I2C and SMBUS, DDC, CEC & HPD IO offerings
- I2C Open-drain
- Physical Features
-
I2C Master Serial Interface Controller
- I2C-compatible interface
- AMBA AXI4-Lite bus
- Standard and custom data rates
- Configurable setup/hold times
-
I2C Master Serial Interface Controller
- I2C-compatible interface
- AMBA APB3 bus
- Standard and custom data rates
- Configurable setup/hold times
-
PDM-to-PCM Conversion with AMBA Interface
- SNR 100dB; THD -100dB
- PDM (pulse-density modulated) Input
- PCM (pulse-code modulated) output
-
I2C Master Controller
- Supports 3 transmission speeds (100 kbps, 400 kbps, 3.5 Mbps).
- Programmable clock frequency.
- Programmable acknowledge bit.
- RAM data packet buffer included with parameterized length.
-
I2C Controller IP – Slave, Parameterized FIFO, AHB Master Interface (I2C2AHB)
- The DB-I2C-S-AHB-BRIDGE is an I2C Slave Controller IP Core focused on low VLSI footprint ASIC / ASSP designs not requiring internal configuration & control registers (and thus no local host CPU required), and an AHB Master interface for read/write to the user system.
- The DB-I2C-S-AHB-BRIDGE processes the I2C protocol & physical layers, and receives & transmits bytes with respect to the I2C payload via a bridge AHB Master Interface to user registers or memory.
-
I2C Controller IP – Slave, Parameterized FIFO, AXI Master Interface (I2C2AXI)
- The DB-I2C-S-AXI-BRIDGE is an I2C Slave Controller IP Core focused on low VLSI footprint ASIC / ASSP designs not requiring internal configuration & control registers (and thus no local host CPU required), and an AXI Master interface for read/write to user system.
- The DB-I2C-S-AXI-BRIDGE processes the I2C protocol & physical layers, and receives & transmits bytes with respect to the I2C payload via the bridge AXI Master Interface to user registers or memory.
