Vrr=0.63V,Vfr=0.56V,input VCC=0.9V, 0.9V Power On Reset; UMC 28nm HPC Logic Process
Overview
Vrr=0.63V,Vfr=0.56V,input VCC=0.9V, 0.9V Power On Reset; UMC 28nm HPC Logic Process
Technical Specifications
Foundry, Node
UMC 28nm Logic/Mixed_Mode HPC
UMC
Pre-Silicon:
28nm
HLP
,
28nm
HPC
,
28nm
HPM
,
28nm
LP
Related IPs
- Input VCC=0.9V, 0.9V Power On Reset without Vfr; UMC 28nm HPC Logic Process
- BANDGAP POR & APC Advanced Power Controller with Power on Reset (Vin=1.08-1.98V)
- CMM lane operating from 1.25G~8G ,UMC 28nm HPC Process
- Analog part of TX+RX lane operating at 1.25G~8Gbps , UMC 28nm HPC Process
- Power On Reset
- BANDGAP POR & APC Advanced Power Controller with Power on Reset (Vin=1.6-1.98V)