Video Tracking FPGA IP core for Xilinx and Altera
Overview
The T-COR-30 FPGA IP core implements the algorithm of automatic tracking of objects in video and calculation of their pa-rameters for solving guidance and target designation tasks. The IP core is a stand-alone module easily integrable into pro-jects based on field-programmable gate arrays (FGPA) and application-specific integrated circuits (ASIC). The core interfac-es are universalized for connection to IP cores of other manufacturers. The use of the T-COR-30 IP core will allows you to create your own effective machine vision systems for solving problems in fire control, weapons guidance and perimeter con-trol with a significant reduction of the development time.
Key Features
- Tracking up to 80 fps at core clock frequency 300 MHz and object size of 128x128 pixels.
- The IP core implements 1 tracking channel. If sever-al channels are required, several cores need to be used.
- Tracking of objects is possible in the size range from 8x8 to 128x128. Channel parameters can be changed in times of tracking.
- Tracking is possible for all types of objects of any shape. There is no tracking collapse if up to 50% of object area changes over no less than 50 frames.
- Tracking when an occluder overlaps up to 50% of object area. Tracking collapse is automatically detected and the object is re-captured after detection.
- Discreteness of coordinate calculation is not less than 1/256 pixels. Discreteness of motion speed calculations is no less than 1/256 pixels/frame.
- Tracking of dynamic objects. Possible translation of object over 1 frame is by 52 pixels in any direction.
- Tracking of low-contrast objects against a complex background. Tracking of objects with a contrast from 10% is possible.
- Calculation of the position and size of object in the tracking rectangle. It is possible to resize the strobe without tracking collapse and object re-capture.
- Adaptation is possible to your conditions of use (changing of operation modes, control logic, algorithm modification).
- Easy integration. The core is supplied in a form convenient for use in Xilinx® Vivado and Altera® Quartus IDE systems.
Benefits
- The FPGA IP core can make use of any computer modules based on microcircuits manufactured by Xilinx® and Altera® companies. Besides, the core can be adapted for use in application-specific integrated circuits (ASIC). Owing to easy integration, fast prototyping is possible for evaluation of the IP core performance characteristics. The device is compatible with Xilinx® Vivado and Altera® Quartus IDE systems.
Video
Tracking objects in different situations
Applications
- The core can be used in smart sights, portable and station-ary target acquisition systems, unmanned aerial vehicles, weapon stations, fire control systems, anti-aircraft complex-es and homing heads.
Technical Specifications
Maturity
completed
Availability
now available
Related IPs
- Video Tracking FPGA IP core for Xilinx and Altera
- Video Tracking FPGA IP core for Xilinx and Altera
- Complete memory system supporting any combinations of SDR SDRAM, DDR, DDR2, Mobile SDR, FCRAM, Flash, EEPROM, SRAM and NAND Flash, all in one IP core
- High-performance, low-power 2D composition IP core for embedded devices
- High-performance and low-power 2D vector graphics IP core
- ARINC818 controller Transmitter and Receiver IP core