Video over IP IP cores for ST2022-1/2/5/6/7, ST2110, ST2059, Sony NMI and Aspen
Overview
Macnica’s suite of Intellectual Property implements all of the standards associated with live video transport over IP networks. Macnica actively participates in the Society of Motion Picture and Television Engineers (SMPTE), Video Services Forum (VSF), Joint Task Force on Networked Media (JTNM), Alliance for IP Media Solutions (AIMS), Advanced Media Workflow Association (AMWA), the ASPEN Alliance and the Sony IP Alliance organizations.
Key Features
- Support for up to 256 channels of video, audio and meta-data
- Protocols can be configured on a per-channel basis (mix Sony, ASPEN, ST2110, ST2022-6)
- Integration with JPEG2000 and TICO compression
- ST 2059-1/2 time synchronization
- Clock recovery from video stream or external sync signal
- Integration with SDI interface
- Supported Standards:
- ST2110 packet transport
- ASPEN packet transport
- Sony Network Media Interface (Sony NMI), FEC, packetization and LLVC
- ST2022-2/6 1G and 10G packetization
- ST2022-1/5 1G and 10G FEC
- ST2022-7 hitless diversity switch
Benefits
- Transport video over LAN with full redundancy
- Transport video over metro / carrier with low latency
- Media-convert video from SDI to IP protocols
- Transport 4K over 10G network with light compression
Block Diagram

Deliverables
- The IP is supplied complete with a full verification and simulation environment allowing customers to integrate, develop and maintain the code on their own.
- Support is included with the IP, and regular updates are delivered as the IP continues to develop.
- Macnica also provides a UDP based setup GUI, driver and API support to help customers integrate the IP into their own SW environment. Documentation is available under NDA.
Technical Specifications
Related IPs
- H.264 Video Over IP – HD Encoder Subsystem
- H.264 Video Over IP – HD Decoder Subsystem
- Motion JPEG Over IP – HD Video Encoder Subsystem
- I2C Controller IP – Slave, SCL Clock only, principally for configuring registers in mixed-signal ICs with low noise or low power requirements
- I2C Controller IP – Slave, SCL Clock, Parameterized FIFO, APB Bus. For low power requirements in I2C Slave Controller interface to CPU
- Enhanced SPI Controller IP- Master/Slave, Parameterized FIFO, AMBA APB / AHB / AXI Bus. Supports eSPI Master & Slave and SPI Master & Slave functions