The Ethernet PCS and connectivity IP provide you with a wide range of connectivity IP that can be used to interface Cadence and third-party MAC IP to standard interfaces. Our Ethernet PCS solutions ease integration of MAC IP with a broad range of PHY and SerDes IP. Our connectivity IP solutions include XGMII to GMII converters and Backplane Ethernet Auto-Negotiation (BEAN).
Ethernet PCS IP - Integrates MAC IP to a broad range of PHY and SerDes IP
Overview
Key Features
- USXGMII PCS
- Multi-speed with Clause 37-type auto-negotiation
- Configurable as 5GBASE-R or 10GBASE-R compliant with IEEE 802.3 Clauses 49 and 129
- XAUI PCS
- Available in 10-bit and 20-bit datapath versions
- Optional 1Gb/s mode with 4x GMII channels
Block Diagram
Applications
- Automotive,
- Communications,
- Consumer Electronics,
- Data Processing,
- Industrial and Medical,
- Military/Civil Aerospace,
- Others
Deliverables
- Documentation—Integration guide, user guide, quick start guide, and release notes
- Functional Safety—safety manual including FMEDA report and description of automotive safety features
- Synthesizable Verilog HDL
- Synthesis scripts
- Sample Verilog testbench with confidence tests
Technical Specifications
Maturity
Silicon Proven
Related IPs
- JESD204B/204C IP with PHY and MAC layer
- SATA/SAS 3.0 transceiver IP with PMA and PCS layer
- USB3.1 transceiver IP with PMA and PCS layer
- PCIe GEN6 PHY IP
- I2C Controller IP – Slave, SCL Clock, Parameterized FIFO, APB Bus. For low power requirements in I2C Slave Controller interface to CPU
- Enhanced SPI Controller IP- Master/Slave, Parameterized FIFO, AMBA APB / AHB / AXI Bus. Supports eSPI Master & Slave and SPI Master & Slave functions