The bias block only for FXLVRX080HF0F, UMC 55nm eflash/RVT LowK Logic Process
Overview
The bias block only for FXLVRX080HF0F, UMC 55nm eflash/RVT LowK Logic Process
Technical Specifications
Foundry, Node
UMC 55nm
UMC
Pre-Silicon:
55nm
Related IPs
- LPDDR3-PHY Command/address block for LightCo ; UMC 40nm LP/RVT Logic Process
- 40nm LPDDR3-PHY Data block for LightCo ; UMC 40nm LP/LVT Logic Process
- The bias block only for FXLVRX050HH0L, UMC 40nm LP/RVT LowK Logic Process
- The bias block only for FXLVRX080HF0L, UMC 55nm LP/RVT LowK Logic Process
- The bias block only for FXLVDSRX080HH0L, UMC 40nm LP/RVT LowK Logic Process
- Single Port SRAM Compiler IP, UMC 65nm SP process