Standard Cell PowerSlash(TM) Library IP, HVT, 7 tracks, UMC 40nm LP process
Overview
UMC 40nm LP/HVT Low-K Logic process 7-Track POWERSLASH Cell Library.
Technical Specifications
Foundry, Node
UMC 40nm LP
UMC
Pre-Silicon:
40nm
LP
Related IPs
- Standard Cell PowerSlash(TM) Library IP, HVT, 7 tracks, UMC 28nm HLP process
- Standard Cell PowerSlash(TM) Library IP, HVT, 7 tracks, UMC 55nm LP process
- Standard Cell PowerSlash(TM) Library IP, HVT, 7 tracks, UMC 55nm SP process
- Standard Cell PowerSlash(TM) Library IP, HVT, 7 tracks, UMC 28nm HLP process
- Standard Cell PowerSlash(TM) Library IP, HVT, 7 tracks, UMC 28nm HPC process
- Standard Cell (MiniLib) Library IP, HVT, 7 tracks, UMC 55nm SP process