Standard Cell PowerSlash(TM) Library IP, HVT, 7 tracks, UMC 28nm HLP process
Overview
UMC 28nm HLP/HVT Logic and Mixed-Mode process 7-Track Generic Core Cell Library with LPLUS (C38).
Technical Specifications
Foundry, Node
UMC 28nm HLP
UMC
Pre-Silicon:
28nm
HLP
Related IPs
- Standard Cell PowerSlash(TM) Library IP, HVT, 7 tracks, UMC 28nm HLP process
- Standard Cell PowerSlash(TM) Library IP, LVT, 7 tracks, UMC 28nm HLP process
- Standard Cell PowerSlash(TM) Library IP, RVT, 7 tracks, UMC 28nm HLP process
- Standard Cell PowerSlash(TM) Library IP, HVT, 12 tracks, UMC 28nm HLP process
- Standard Cell PowerSlash(TM) Library IP, HVT, 7 tracks, UMC 40nm LP process
- Standard Cell PowerSlash(TM) Library IP, HVT, 7 tracks, UMC 55nm LP process