Standard Cell (MiniLib) Library IP, LVT, 7 tracks, UMC 28nm HLP process
Overview
UMC 28nm HLP/LVT Logic and Mixed-Mode process 7-Track Generic Core Cell Library wtih LPLUS (C38).
Technical Specifications
Foundry, Node
UMC 28nm HLP
UMC
Pre-Silicon:
28nm
HLP
Related IPs
- Standard Cell (MiniLib) Library IP, LVT, 7 tracks, UMC 28nm HLP process
- Standard Cell (MiniLib) Library IP, LVT, 7 tracks, UMC 28nm HLP process
- Standard Cell PowerSlash(TM) Library IP, LVT, 7 tracks, UMC 28nm HLP process
- Standard Cell (ECO) Library IP, LVT, 7 tracks, UMC 28nm HLP process
- Standard Cell (ECO) Library IP, LVT, 7 tracks, UMC 28nm HLP process
- Standard Cell PowerSlash(TM) Library IP, LVT, 7 tracks, UMC 28nm HLP process