Standard Cell (ECO) Library IP, RVT, UMC 55nm SP process
Overview
UMC 55nm SP/RVT Low-K Logic process Mini-Library Metal1 Start ECO Core Cell Library.
Technical Specifications
Short description
Standard Cell (ECO) Library IP, RVT, UMC 55nm SP process
Vendor
Vendor Name
Foundry, Node
UMC 55nm SP
UMC
Pre-Silicon:
55nm
Related IPs
- Single Port SRAM Compiler IP, UMC 65nm SP process
- Standard Cell (ECO) Library IP, RVT, UMC 90nm SP process
- Standard Cell (ECO) Library IP, RVT, 7 tracks, UMC 55nm SP process
- Standard Cell (ECO) Library IP, RVT, UMC 65nm SP process
- CSMC 0.13um 9track Standard Cell Library, 1.2v operating voltage
- CSMC 0.13um 3.3V Standard Cell Library, 3.3v operating voltage