Standard Cell (ECO) Library IP, RVT, 8 tracks, UMC 55nm LP process
Overview
UMC 55nm LP/RVT Low-K Logic process 8-Track ECO Core Cell Library.
Technical Specifications
Foundry, Node
UMC 55nm LP
UMC
Pre-Silicon:
55nm
Related IPs
- Standard Cell PowerSlash(TM) Library IP, RVT, 8 tracks, UMC 55nm LP process
- Standard Cell (ECO) Library IP, RVT, 7 tracks, UMC 28nm HLP process
- Standard Cell (ECO) Library IP, RVT, 7 tracks, UMC 28nm HLP process
- Standard Cell (ECO) Library IP, RVT, 7 tracks, UMC 28nm HPC process
- SMIC 110nm Mixed Signal UHD RVT Process_x005F_x000D_ Standard Cell Library.
- CSMC 0.13um 9track Standard Cell Library, 1.2v operating voltage