Standard Cell (ECO) Library IP, HVT, 12 tracks, UMC 28nm HLP process
Overview
UMC 28nm Logic and Mixed-Mode HLP/HVT process 12-Track ECO_M1 Cell Library (C35).
Technical Specifications
Foundry, Node
UMC 28nm HLP
UMC
Pre-Silicon:
28nm
HLP
Related IPs
- Standard Cell PowerSlash(TM) Library IP, HVT, 12 tracks, UMC 28nm HLP process
- Standard Cell (ECO) Library IP, HVT, 12 tracks, UMC 40nm LP process
- Standard Cell (ECO) Library IP, HVT, 9 tracks, UMC 28nm HLP process
- CSMC 0.13um 9track HVT Standard Cell Library, 1.2v operating voltage
- Standard Cell (MiniLib) Library IP, HVT, 7 tracks, UMC 28nm HLP process
- Standard Cell (MiniLib) Library IP, HVT, 7 tracks, UMC 28nm HLP process