SMIC 0.15um High Density Standard Cell Library
Key Features
- SMIC 0.15um Logic 1P7M Salicide 1.5V/3.3V Process.
- Wide Variety of Cell Functions and Drive Strengths.
- Process-Specific Optimization for High-Density, High-Speed, and Low-Power.
- Engineered for Synthesizability and Routability.
- Scan Flip-flops for Design for Testability Support
Technical Specifications
Short description
SMIC 0.15um High Density Standard Cell Library
Vendor
Vendor Name
Foundry, Node
SMIC 0.15um
Maturity
Silicon Proven
Availability
Now
SMIC
Pre-Silicon:
150nm
G
,
150nm
LV
Related IPs
- 6 track High Density standard cell library at TSMC 55 nm
- 6 track High Density standard cell library at TSMC 55 nm
- SMIC 0.13um Low Leakage high density RVT_x005F_x000D_ Logic standard cell library.
- 6 track High Density standard cell library at TSMC 180 nm
- 6 track Ultra High Density standard cell library at TSMC 90 nm with dual voltage capability
- 6 track Ultra High Density standard cell library at TSMC 90 nm with dual voltage capability