RISC-V IP - Dual Issue Power Efficient Application
Overview
Dual Issue Power Efficient Application Core - VisionL is a dual-issue power-efficient application core designed for applications with strict power constraints. It delivers excellent performance while keeping power consumption to a minimum, making it perfect for battery-operated devices.
Technical Specifications
Related IPs
- RISC-V IP - Dual Issue Embedded Application
- 64-bit RISC-V core with in-order dual issue pipeline based complex for Linux-based systems
- Highly efficient out-of-order RISC-V vector application processor series
- ARC-V RMX-500 power efficient 32-bit RISC-V processor for embedded applications
- 64-bit RISC-V core with in-order dual issue pipeline based complex for Linux-based systems
- I2C Controller IP – Slave, SCL Clock only, principally for configuring registers in mixed-signal ICs with low noise or low power requirements