RISC-V IP - Dual Issue Power Efficient Application
Overview
Dual Issue Power Efficient Application Core - VisionL is a dual-issue power-efficient application core designed for applications with strict power constraints. It delivers excellent performance while keeping power consumption to a minimum, making it perfect for battery-operated devices.
Technical Specifications
Related IPs
- RISC-V IP - Dual Issue Embedded Application
- 64-bit RISC-V core with in-order dual issue pipeline based complex for Linux-based systems
- Highly efficient out-of-order RISC-V vector application processor series
- 64-bit RISC-V core with in-order dual issue pipeline based complex for Linux-based systems
- Power Management IC - I3C Basic Interface IP
- Bluetooth 5.3 Dual Mode PHY IP