The Queue Manager creates and maintains queues in memory for use in interprocess communication and I/O device communication with processors in a system. It is capable of multiple queue coalescence and prioritization. These features provide significant performance improvement especially in multiprocessor applications or even single processor systems with multiple I/O mechanisms. In many applications the use of an RTOS can be avoided altogether freeing-up CPU cycles to do application work.
Queue Structure
Overview
Technical Specifications
Short description
Queue Structure
Vendor
Vendor Name
Related IPs
- Burst-mode BPSK Modem with highly efficient packet structure
- High Performance & High Density 7.5-track Standard Cell library - TSMC 12nm 12FFC/12FFC+, supports 16/18/20/24 channel length,supports 90nm and 96nm poly pitch supports nonCPODE and CPODE structure
- High Performance & Ultra High Density 9-track Standard Cell library - TSMC 12nm 12FFC/12FFC+ 16/18/20/24 channel length, supports 90nm and 96nm poly pitch, supports nonCPODE and CPODE structure
- Very High Performance 10.5-track Standard Cell library - TSMC 12nm 12FFC/12FFC+, 16/18/20/24 channel length, supports 90nm and 96nm poly pitch supports nonCPODE and CPODE structure
- Ultra High Performance & High Density 12-track Standard Cell library - TSMC 12nm 12FFC/12FFC+, 16/18/20/24 channel length, supports 90nm and 96nm poly pitch supports nonCPODE and CPODE structure
- High Performance & High Density 7.5-track Standard Cell library - TSMC 16nm, supports 16FFC and 16FF+GL/LL, supports 16/18/20/24 channel length, supports 90nm and 96nm poly pitch supports nonCPODE and CPODE structure