Queue Structure
Overview
The A2Q implements hardware queues for use as FIFOs and LIFOs for inter-process communications, especially in real-time applications. They can be used for secure communications between intelligent DMA controllers, CPUs and other intelligent I/O devices. These queues can be used to, in many cases, eliminate the RTOS from time critical sections of complex System-on-Chip designs.
Technical Specifications
Availability
now
Related IPs
- Burst-mode BPSK Modem with highly efficient packet structure
- High Performance & High Density 7.5-track Standard Cell library - TSMC 12nm 12FFC/12FFC+, supports 16/18/20/24 channel length,supports 90nm and 96nm poly pitch supports nonCPODE and CPODE structure
- High Performance & Ultra High Density 9-track Standard Cell library - TSMC 12nm 12FFC/12FFC+ 16/18/20/24 channel length, supports 90nm and 96nm poly pitch, supports nonCPODE and CPODE structure
- Very High Performance 10.5-track Standard Cell library - TSMC 12nm 12FFC/12FFC+, 16/18/20/24 channel length, supports 90nm and 96nm poly pitch supports nonCPODE and CPODE structure
- Ultra High Performance & High Density 12-track Standard Cell library - TSMC 12nm 12FFC/12FFC+, 16/18/20/24 channel length, supports 90nm and 96nm poly pitch supports nonCPODE and CPODE structure
- High Performance & High Density 7.5-track Standard Cell library - TSMC 16nm, supports 16FFC and 16FF+GL/LL, supports 16/18/20/24 channel length, supports 90nm and 96nm poly pitch supports nonCPODE and CPODE structure