LVDS Receiver IP, Clock: 16 MHz - 120 MHz, 6:42 data lane expansion for throughput up to 5040 Mbps, UMC 40nm LP process
Overview
LVDS RX, UMC 40nm LP/RVT Low-K Logic process.
Technical Specifications
Foundry, Node
UMC 40nm LP
UMC
Pre-Silicon:
40nm
LP
Related IPs
- High-Performance Memory Expansion IP for AI Accelerators
- Differential Clock Receiver to CML on TSMC CLN2P
- Differential Clock Receiver to CMOS on TSMC CLN2P
- Dual FPD-link Transmitter, 30/24-bits color, 40-170 Mhz (SVGA/HDTV@120hz) - with 2 independant links capability LVDS SerDes 70:10 channel compression
- Dual FPD-link Transmitter, 30/24-bits color, 40-170 Mhz (SVGA/HDTV@120Hz) - with 2 independant links capability LVDS SerDes 70:10 channel compression
- Phased-locked loop 120 to 950 MHz