LogiCORE IP Mailbox
Overview
Mailbox features a bi-directional communication channel between two processors. The Mailbox can be connected to the processor either through a PLBv46, AXI4-Lite, AXI4-Stream, or FSL interface. The PLBv46 interface option is available for the MicroBlaze™ processor, PowerPC® processor, or any other PLBv46 master. The AXI4-Lite, AXI4-Stream, and FSL options are available for connection to any IP that supports them, for example MicroBlaze.
Key Features
- Supports AXI4-Lite, AXI4-Stream, PLB v4.6 and FSL independently on each of the ports
- Configurable depth of mailbox
- Configurable interrupt thresholds and maskable interrupts
- Configurable synchronous or asynchronous operation
- Bi-directional communication
Technical Specifications
Related IPs
- CAN Bus Controller with Message Filter (Mailbox concept)
- Complete memory system supporting any combinations of SDR SDRAM, DDR, DDR2, Mobile SDR, FCRAM, Flash, EEPROM, SRAM and NAND Flash, all in one IP core
- DDR3 Controller IP
- Spartan-3 LogiCORE Endpoint PIPE for PCI Express (PCIe)
- High-performance 2D (sprite graphics) GPU IP combining high pixel processing capacity and minimum gate count.
- AHB to APB Mailbox Interface