Altera's Interlaken IP core is ideal for multi-terabit routers and switches for access, carrier Ethernet, and data center applications that demand high IP configurability to optimize for system performance and interoperability. The Interlaken IP core also provides the necessary scalability for next-generation platforms. The combination of Altera?s Interlaken IP core in the Stratix® V FPGA with Cavium?s Octeon processors provides high throughput and bandwidth when workloads are at their peak.
To help simplify your design decision process and accelerate your time to market, Altera?s Interlaken IP core on the Stratix V FPGA has been validated with Cavium's Octeon multicore processors. This interoperability assures solution connectivity upfront when you develop with Altera and Cavium.
Interlaken, 50G for 28nm devices
Overview
Key Features
- High-performance internal system interfaces
Benefits
- SOPC Builder Ready: No
- Qsys Compliant: No
Technical Specifications
Related IPs
- Interlaken, 100G for 28nm devices
- High-performance, low-power 2D composition IP core for embedded devices
- MIPI CSI DSI C-PHY IP for TSMC (5nm, 6/7nm, 12/16nm, 22nm, 28nm, 40nm)
- PCIe Switch for USB4 Hubs, Hosts and Devices
- PCIe Controller for USB4 Hosts and Devices, supporting PCIe Tunneling
- PCIe Controller for USB4 Hosts and Devices supporting PCIe Tunneling, with optional built-in DMA and configurable AMBA AXI interface