High-performance MCU core with privilege modes and MPU (32 or 64 bit)
Overview
High-performance 32 or 64bit multicore capable MCU-class core with privilege modes and MPU
Key Features
- Harvard architecture, separate Instruction and Data memories
- RV32I[MCA] or RV64I[MCA] ISA
- 32 integer registers
- AXI4- or AHB-compliant external interface (configurable option)
- Configurable 3 to 5 stages pipeline implementation
- User- and Machine-mode privilege levels
- Optional Memory Protection Unit (MPU)
- Tightly Coupled Memory (TCM) support, L1 caches ECC/parity
- Optional configurable Integrated Programmable Interrupt Controller (IPIC) and PLIC
- up to 1024 IRQs
- Low interrupt latency
- Optional high-performance or area-optimized MUL/DIV unit
- Advanced Integrated Debug Controller
- JTAG-compliant interface
- HW/SW breakpoints support
- ROM breakpoints support
- Multicore configs up to 4 SCRx cores
- SMP and heterogeneous
- with memory coherency
Block Diagram
Technical Specifications
Related IPs
- MCU core with high-performance FPU (32 or 64 bit)
- AES Authenticated Encryption Accelerator with DPA or with DPA and FIA
- Compact neural network engine offering scalable performance (32, 64, or 128 MACs) at very low energy footprints
- Fast Public Key Engine with DPA or with DPA and FIA
- Low-power SD/eMMC host controller IP provides advanced high-performance 32- and 64-bit AXI interface to the SoC
- UART with FIFOs and Synchronous CPU Interface