H8/300 is a high speed 8-bit CPU with an internal 16-bit architecture.
H8/300 CPU IP is compatible with H8S CPU subsystem IP (H8S C200) on system, bus and interrupt interface. So, it can be used in place of H8S CPU with other peripheral modules of optional information packages. It can optimize CPU subsystem gate size for small systems.
Its instruction set is compatible H8/300 and H8/300L series microcontroller products.
H8/300 CPU IP ( 8-bit CPU IP )
Overview
Key Features
- Small gate size
- Common interface with H8S CPU subsystem IP
- system (reset and clock) interface
- bus interface
- interrupt interface
- Sharable peripheral modules (option) with H8S CPU subsystem
- Applicable to various processes and FPGAs
Block Diagram
Technical Specifications
Related IPs
- 2D (vector graphics) & 3D GPU IP A GPU IP combining 3D and 2D rendering features with high performance, low power consumption, and minimum CPU load
- H8SX CPU subsystem (H8SX C3000) IP
- RISC-V CPU IP With ISO 26262 Full Compliance
- 32-bit CPU IP core supporting ISO 26262 ASIL B level functional safety for automotive applications
- Gen 2 DDR multiPHY IP
- DDR multiPHY IP