GSMC 0.18um 1.8V/3.3V Multiple I/O
Overview
VeriSilicon GSMC 0.18um 1.8V/3.3V Multiple I/O Cell (02) Library developed by VeriSilicon is optimized for Grace Semiconductor Manufacturing (GSMC) 0.18um Logic 1P6M Salicide 1.8/3.3V process. This library supports both Inline and staggered I/O pads. With configurable output driving strength and selective output slew rate control, this library can work with different IO supply operating voltages from 1.8v to 3.3v.
Key Features
- GSMC 0.18um Logic 1P6M Salicide 1.8V/3.3V process
- Supports a wide range of IO power supply from 1.8V to 3.3V
- Supports configurable output driving capability(i.e., from 10mA ~80mA at 3.3V power supply)
- Supports pull up resistor
- Supports programmable input threshold voltage to be CMOS or Schmitt
- Supports both inline and staggered IO pads
- Suitable for four, five, six metal layers of physical design
- Easy interface with VeriSilicon GSMC 0.18um process standard I/O libraries
Technical Specifications
Foundry, Node
GSMC, 0.18um
Maturity
Silicon Proven
Availability
Now
Related IPs
- GSMC 0.18um 1.8V/3.3V Multiple I/O
- VeriSilicon GSMC 0.18um 1.8V/3.3V Multiple I/O (05) Library
- IO & ESD solutions supporting GPIO, I2C,RGMII, SD, LVDS, HDMI & analog/RF across multiple technology nodes
- VeriSilicon GSMC 0.18um 1.8V/3.3V Multiple DUP I/O
- VeriSilicon GSMC 0.18um (LP) 1.8V/3.3V Multiple I/O
- GSMC RF 0.18um 1.8V APLL