Embedded OTP (One-Time Programmable) IP, 64Kx8 bits for 1.2V/3.3V Logic_Al
Overview
eMemory's NeoBit OTP (One-Time Programmable) IP can be implemented seamlessly in various CMOS technologies such as logic, mixed-mode, analog, Radio-Frequency(RF) and high voltage(HV) processes without additional mask or wafer change. Process simplicity and flexibility not only make NeoBit extremely robust with high fabrication yield, additional advantages such as fast time-to-market, low manufacturing/ development cost and high scalability help NeoBit technology adopters strengthen the competitiveness of their products. eMemory provides IPs with densities from 8 bits to 64k Bytes in CMOS technologies from 0.7 um to 846 nm. To offer the greatest accessibility and flexibility, eMemory has licensed most foundries for NeoBit IP integration and fabrication.
Key Features
- Logic Embedded IP
- Programming with channel hot electron injection, erasing with UV illumination
- High yield performance
- Small IP size
- Good retention realibility
- Testable
Applications
- Automotive
- Communications
- Consumer Electronics
- Data Processing
- Industrial and Medical
- Military/Civil Aerospace
- Others
Deliverables
- Data Sheet
- Verilog
- Synopsys Model
- GDS Phantom
- Test Methodology
Technical Specifications
Foundry, Node
UMC 110nm Logic_Al
Maturity
In Production
UMC
In Production:
110nm
Related IPs
- 4Kx16 Bits OTP (One-Time Programmable) IP, UMC 110 nm 1.2V/3.3V L110AE Process
- 512x8 Bits OTP (One-Time Programmable) IP, SMIC 110nm 1.2V/3.3V Mixed Signal Generic Process
- 128x8 Bits OTP (One-Time Programmable) IP, SMIC 110nm 1.2V/3.3V Mixed Signal HE Process
- 256x16 Bits OTP (One-Time Programmable) IP, 256x16 Bits One Time Programmable Device SMIC 110nm 1.2V/3.3V Mixed Signal Generic Process
- 16Kx33 Bits OTP (One-Time Programmable) IP, TSMC 40LP 1.1V/2.5V Process
- 128x8 Bits OTP (One-Time Programmable) IP, TSMC 55nm LP 1.2V/2.5V & ULP 0.9V/2.5V Mixed-Signal, General Purpose Process