Efficient high-performance 64bit APU core with SMP up to 8-16 cores
Overview
64bit Linux-capable application core with virtual memory, MMU, L1/L2 caches, coherency and SMP support
Key Features
- High-performance 64bit RISC-V application core
- RV64GC ISA
- Flexible uarch template, 10-12 stage pipeline
- User-, Supervisor- and Machine-mode privilege levels
- Fully-featured memory subsystem with Linux support
- Memory Managements Unit (MMU)
- Page-based virtual memory
- L1 and L2 caches with coherency, HW atomics, ECC
- High-performance IEEE 754-2008 compliant floating-point unit
- AXI4- or ACE- compliant external interface
- Configurable Integrated Programmable Interrupt Controller (IPIC) and PLIC
- up to 1024 IRQs
- Advanced Integrated Debug Controller
- JTAG compliant interface
- HW/SW breakpoints support
- ROM breakpoints support
Technical Specifications
Related IPs
- 0.1 to 25 MHz Phase-frequency detector with charge pump
- 1 to 200 MHz 3rd order low-pass filter with frequency adjustment system
- AES Crypto and SHA-2 Hash Core with DMA
- 15 to 2780 kHz amplifier with band-pass filter
- 12-bit 2-channel up to 50 MSPS current steering DAC
- Power efficient, high-performance neural network hardware IP for automotive embedded solutions