DDRI/II/III SSTL/HSTL combo interface with RTT (rectangle) - TSMC 55nm GP (CLN55GP)
Overview
Dolphin's hardened DDR2/3/4 SDRAM PHY and LPDDR2/3 SDRAM PHY IP is a silicon-proven, Combo PHY supporting speeds up to 2133 Mbps. It is fully compliant with the DFI 3.1 specification, and features include slew rate control, per-bit de-skew, gate training, read and write leveling and built-in self test (BIST).
Technical Specifications
Foundry, Node
TSMC 55nm CLN55GP
Maturity
Pre Silicon
Availability
Available
TSMC
Pre-Silicon:
55nm
GP
Related IPs
- DDRI/II/III SSTL/HSTL combo interface without RTT (rectangle) - TSMC 55nm GP (CLN55GP)
- DDRI/II/III SSTL/HSTL combo interface without RTT (square) - TSMC 55nm GP (CLN55GP)
- DDRI/II/III SSTL/HSTL combo interface with RTT (square) - TSMC 55nm GP (CLN55GP)
- DDRI/II/III SSTL/HSTL combo interface without RTT (rectangle) - TSMC 65nm GP (CLN65GP)
- DDRI/II/III SSTL/HSTL combo interface with RTT (rectangle) - TSMC 65nm GP (CLN65GP)
- DDRI/II/III SSTL/HSTL combo interface without RTT (rectangle) - TSMC 0.13um LV,LVOD