Controller IP, System Power/Clock Management, Soft IP
Overview
The system control unit, is designed to provide a power and clock management functions for System-on-a-Chip (SoC) to handle operations of the chip that are the power enable sequence, boot-up sequence, operation frequency setting, and power-down sequence.
Technical Specifications
Related IPs
- AHB system Peripheral IP, IDE Host controller, Soft IP
- AHB system Peripheral IP, SDRAM controller, Soft IP
- AHB system Peripheral IP, SRAM controller, Soft IP
- AHB system Peripheral IP, AHB Arbiter, Soft IP
- AHB system Peripheral IP, AHB - to - APB Bridge, Soft IP
- AHB system Peripheral IP, External Bus controller, Soft IP