256x1 Bits OTP (One-Time Programmable) IP, TSMC 0.18um 1.8V/3.3V Mixed-Signal, General Purpose Process
Overview
The ATO00256X1TS180MSG3NA is organized as a 256 bit by 1 one-time programmable (OTP).This is a kind of non-volatile memory fabricated in TSMC 0.18um 1.8V/3.3V Mixed-Signal, General Purpose II Process. The OTP can be widely used in chip ID, security key, memory redundancy, parameter trimming, configuration setting, feature selection, and PROM, etc.
Key Features
- Fully compatible with TSMC 0.18um Mixed-Signal, General Purpose II (180MSGPII) process
- Low voltage: 0.85V-1.5V read voltage and 3.3V+/-5% program voltage.
- Program time: 10us (typical) programming duration per bit
- Read time: 250Khz read clock cycle (max. 2us Tcd, data out Q for access from read clock rising enable)
- Wide temperature: -55 °C to 125 °C for 1.1V-1.5V read and -45 °C to 85 °C for 0.85V-1.5V read
Benefits
- Small IP size
- Low program voltage/current
- Low read voltage/current
- Wide temperature range
- High reliability
- Silicon characterized and qualified
Deliverables
- Datasheet
- Verilog behavior model and test bench
- Timing library
- LEF File
- Phantom GDSII database
Technical Specifications
Foundry, Node
TSMC 0.18um 1.8V/3.3V Mixed-Signal, General Purpose Process
Maturity
Silicon Proven & In Production
Availability
Now
TSMC
Pre-Silicon:
180nm
G
Related IPs
- 64x1 Bits OTP (One-Time Programmable) IP, TSMC 0.18um SiGe BiCMOS 1.8V/3.3V General Purpose Process
- 128x8 Bits OTP (One-Time Programmable) IP, TSMC 55nm LP 1.2V/2.5V & ULP 0.9V/2.5V Mixed-Signal, General Purpose Process
- 32x8 Bits OTP (One-Time Programmable) IP, TSMC 0.18um Mixed-Signal 1.8V/3.3V Process
- 128x8 Bits OTP (One-Time Programmable) IP, SMIC 0.18µm 1.8V/3.3V Mixed Signal Process
- 1x32 Bits OTP (One-Time Programmable) IP, TSMC 0.18um SiGe BiCMOS 1.8V/3.3V Process
- 64x8 Bits OTP (One-Time Programmable) IP, CanSemi 0.18um 1.8V/3.3V Logic Process