10G I.6 LDPC Encoder/Decoder for ITU G.975.1

Overview

The IPrium-10G-I.6-LDPC-Codec IP core implements the LDPC (32640, 30592) forward error correction algorithm for optical lines and is fully compatible with ITU-T G.975.1 (super-FEC for 2.5G, 10G and 40G optical networks).

Key Features

  • Fully synchronous design
  • Fully synthesizable
  • Optimized for high performance and low resources
  • Low implementation loss
  • Fully verified and real-time tested on a FPGA based development platform
  • Considerations for easy ASIC integration
  • Validated on IPrium Evaluation Boards

Deliverables

  • VQM/NGC/EDIF netlists for Altera Quartus II, Xilinx ISE, Lattice Diamond or Microsemi (Actel) Libero SoC
  • IP Core testbench scripts
  • Design examples for Altera, Xilinx, Lattice, and Microsemi (Actel) evaluation boards
  • Free 1 year warranty and support period

Technical Specifications

Maturity
Silicon proven
Availability
Now
×
Semiconductor IP