Vrr=0.8V,Vfr=0.65V,input VCC=1.2V, 1.2V Power On Reset; UMC 55nm e-flash Logic Process
Overview
Vrr=0.8V,Vfr=0.65V,input VCC=1.2V, 1.2V Power On Reset; UMC 55nm e-flash Logic Process
Technical Specifications
Foundry, Node
UMC 55nm eNVM EFLASH/EE2PROM/LP-SPLIT_GATE
UMC
Pre-Silicon:
55nm
Related IPs
- BANDGAP POR & APC Advanced Power Controller with Power on Reset (Vin=1.08-1.98V)
- Input VCC=1.2V & VCC3V=3.3V, 1.2/3.3V Power On Reset; UMC 55nm eflash Logic Process
- Power On Reset
- On-Chip IO to Core Voltage Buck Regulator on UMC 55nm ULP
- BANDGAP POR & APC Advanced Power Controller with Power on Reset (Vin=1.6-1.98V)
- BANDGAP POR & APC Advanced Power Controller with Power on Reset (Vin=2.3-3.6V)