Ultra High Density 7 - track Standard Cell library - TSMC 55nm 55LP / LP_eF / ULP / ULP_eF / GP, supports 60/65/70nm channel length
Overview
Dolphin offers an extensive array of Standard Cell libraries that have been methodically tested and verified in silicon for each process technology supported. More than 5000 fully customizable cells are available, and each one has been optimized for speed, routability, power and density, in order to maximize performance and wafer yield while lowering overall SoC cost.
Technical Specifications
Foundry, Node
TSMC 55nm 55LP /55 LP_eF / 55ULP / 55ULP_eF / 55G
Availability
Available
TSMC
Pre-Silicon:
55nm
FL
,
55nm
G
,
55nm
GP
,
55nm
LP
,
55nm
NF
,
55nm
ULP
,
55nm
ULPEF
,
55nm
UP
Related IPs
- High Performance & High Density 10 - track Standard Cell library - TSMC 55nm 55LP / LP_eF / ULP / ULP_eF / GP, supports 60/65/70nm channel length
- Ultra High Density 6-track Standard Cell library - TSMC 55nm 55LP / LP_eF / ULP / ULP_eF / GP, supports 60/65/70nm channel length
- Thick oxide library - TSMC 55nm 55LP / LP_eF / ULP / ULP_eF / GP
- 6 track High Density standard cell library at TSMC 180nm
- SMIC 0.18um 7 track High Density Standard Cell Library,1.8v operating voltage
- 7 track Extra Low Consumption standard cell library with Dual voltage capability (1.8 V +/-10% / 1.1 V +/- 10%)