Standard Cell PowerSlash(TM) Library IP, RVT, 8 tracks, UMC 55nm LP process
Overview
UMC 55nm LP/RVT Low-K Logic process 8-Track POWERSLASH Core Cell Library.
Technical Specifications
Foundry, Node
UMC 55nm LP
UMC
Pre-Silicon:
55nm
Related IPs
- Standard Cell PowerSlash(TM) Library IP, 8 tracks, UMC 0.11um eFlash/HS process
- Standard Cell PowerSlash(TM) Library IP, 8 tracks, UMC 0.11um eFlash/LL process
- Standard Cell PowerSlash(TM) Library IP, RVT, 9 tracks, UMC 28nm HLP process
- Standard Cell PowerSlash(TM) Library IP, RVT, 7 tracks, UMC 28nm HLP process
- Standard Cell PowerSlash(TM) Library IP, RVT, 12 tracks, UMC 28nm HLP process
- Standard Cell PowerSlash(TM) Library IP, RVT, 9 tracks, UMC 40nm LP process